Improved Design of Binary Full Adder
نویسندگان
چکیده
منابع مشابه
Optimal Design of a Reversible Full Adder
Classical computing machines using irreversible logic gates unavoidably generate heat. This is due to the fact that each loss of one bit of information is accompanied by an increase of the environment’s entropy by an amount k log(2), where k is Boltzmann’s constant. In turn this means that an amount of thermal energy equal to kT log(2) is transferred to the environment, having a temperature T. ...
متن کاملبررسی ساختارهای مختلف full adder
در این پایان نامه پارامترهای مهم در مدارات دیجیتال توضیح داده شده و چند سلول جمع کننده متداول مورد بررسی قرار گرفته است. ایده های مختلفی که در پیاده سازی مدارات جمع کننده وجود داشته، شبیه سازی شده است. در پیاده سازی مدار سلول جمع کننده، در بعضی از مقالات طبقات ورودی و در بعضی دیگر طبقات خروجی متفاوت است. در مقالات متفاوت از منطق های cmos مکمل، نسبتی، ترانزیستور عبوری مکمل، گیت های انتقال، تابع ...
15 صفحه اولImproved Version of 128 Bit Binary Adder design using QCA with Area Efficiency and High Speed
Among the emerging technologies recently proposed as alternatives to the classic CMOS, Quantum-dot cellular automata (QCA) is one of the most promising solutions to design area efficient and very high speed digital circuits. As transistors decrease in size more and more of them can be accommodated in a single die, thus increasing chip computational capabilities. However, transistors cannot get ...
متن کاملImproved Modulo 2n +1 Adder Design
Efficient modulo 2+1 adders are important for several applications including residue number system, digital signal processors and cryptography algorithms. In this paper we present a novel modulo 2+1 addition algorithm for a recently represented number system. The proposed approach is introduced for the reduction of the power dissipated. In a conventional modulo 2+1 adder, all operands have (n+1...
متن کاملImproved Modulo 2n +1 Adder Design
Efficient modulo 2+1 adders are important for several applications including residue number system, digital signal processors and cryptography algorithms. In this paper we present a novel modulo 2+1 addition algorithm for a recently represented number system. The proposed approach is introduced for the reduction of the power dissipated. In a conventional modulo 2+1 adder, all operands have (n+1...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Advanced Trends in Computer Science and Engineering
سال: 2020
ISSN: 2278-3091
DOI: 10.30534/ijatcse/2020/239932020